

UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, DC 20231

APPLICATION NO. FILING DATE	ATSUMI FIRST NA	MED INVENTOR 중	ATTORNEY DOCKET NO.
BANNER & WITCOFF LTD 11TH FLOOR 1001 G STREET NW WASHINGTON DC 20001-4597	MM21/0128	FENTY,	
		DATE MAILED:	01/28/99

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks



Office Action Summary

Application No. 09/028,276

Applicant(s)

Atsumi

Examiner

Jesse A. Fenty



Group Art Unit 2815



X Responsive to communication(s) filed on Jan 8, 1999		
☐ This action is FINAL .		
Since this application is in condition for allowance except for formal in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D.	I matters, prosecution as to the merits is closed 11; 453 O.G. 213.	
A shortened statutory period for response to this action is set to expire is longer, from the mailing date of this communication. Failure to response application to become abandoned. (35 U.S.C. § 133). Extensions of t 37 CFR 1.136(a).	ond within the period for response will cause the	
Disposition of Claims		
	is/are pending in the application.	
Of the above, claim(s) <u>10-12 and 15-20</u>	is/are withdrawn from consideration.	
Claim(s) is/are allowed.		
Claim(s)		
Application Papers		
☐ See the attached Notice of Draftsperson's Patent Drawing Revie	w, PTO-948.	
☐ The drawing(s) filed on is/are objected to b	by the Examiner.	
☐ The proposed drawing correction, filed on	is 🗔 approved 🗔 disapproved.	
☐ The specification is objected to by the Examiner.		
\square The oath or declaration is objected to by the Examiner.		
Priority under 35 U.S.C. § 119		
Acknowledgement is made of a claim for foreign priority under \$		
☐ All ☐ Some* ☐ None of the CERTIFIED copies of the pr	iority documents have been	
received.	·	
received in Application No. (Series Code/Serial Number)		
received in this national stage application from the Interna		
*Certified copies not received:		
Acknowledgement is made of a claim for domestic priority unde	r 35 U.S.C. 3 119(e).	
Attachment(s)		
⊠ Notice of References Cited, PTO-892		
☐ Information Disclosure Statement(s), PTO-1449, Paper No(s)		
☐ Interview Summary, PTO-413		
□ Notice of Draftsperson's Patent Drawing Review, PTO-948		
☐ Notice of Informal Patent Application, PTO-152		
SEE OFFICE ACTION ON THE FOL	LLOWING PAGES	

Application/Control Number: 09/028,276 Atsumi Page 2

Art Unit: 2815

DETAILED ACTION

Election/Restriction

- 1. Applicant's election of Group I, claims 4-9 and 13-14 in Paper No. 5 is acknowledged. Because applicant did not distinctly and specifically point out the supposed errors in the restriction requirement, the election has been treated as an election without traverse (MPEP § 818.03(a)).
- 2. Claims 10-12 and 15-20 are withdrawn from further consideration by the examiner, 37 CFR 1.142(b) as being drawn to non-elected inventions. Election was made without traverse in Paper No. 5.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1 and 2 are rejected under 35 U.S.C. 102(b) as being anticipated by Shimizu et al. (U.S. Patent No. 4,471,373).

In re claim 1, Shimizu (Figs. 1-3, 18) discloses a semiconductor integrated circuit device comprising a semiconductor substrate (10) on which a plurality of transistors (Q1, Q2, QE1, QE2, QE3) including gate insulation films of different thicknesses are formed; an input/output

Application/Control Number: 09/028,276 Atsumi Page 3

Art Unit: 2815

terminal (5) formed on the substrate, a transistor (QE2) connected directly to the input/output terminal being one of the transistors other than a transistor having the thinnest gate insulation film.

In re claim 2, Shimizu discloses the device of claim 1, further comprising a power supply terminal (5), a transistor (QE3) connected directly to the power supply terminal being one of the transistors other than the transistor having the thinnest gate insulation film.

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 3-9 and 13-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shimizu et al. (U.S. Patent No. 4,471,373) as applied to claim 1 above.

In re claims 3-9 and 13-14, Shimizu (Figs. 1-3, 18) discloses the device of claim 1, including a memory array (2), a decoder portion (3), an input/output circuit (4), and enhancement type MIS transistors having a high breakdown voltage structure, i.e. a thick gate oxide film, and terminals for external connections (5) (column 1, lines 63-68; column 2, lines 23-63). Shimizu discloses the use of thin gate oxide transistors for the 'read' operation of an EPROM device and thick gate oxide transistors used for the 'write' operation, as well as other peripheral circuits (column 2, lines 45-51 Shimizu does not expressly disclose a ground terminal connected to the

Application/Control Number: 09/028,276 Atsumi

Art Unit: 2815

power supply terminal, a regulator circuit or a level shifter circuit of which one of the transistors receiving a lower level signal is a transistor having the thinnest gate insulation film. However, it would have been obvious to one skilled in the art at the time of the invention to couple a power supply line to a respective ground line. With the use of thin gate oxide transistors and lower voltages in the memory array and thick gate oxide transistors with higher voltages for peripheral circuits with a decoder circuit in between, it would have been obvious to one skilled in the art at the time of the invention to construct other in between circuits for the purpose of creating a buffer

Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Sugaya (U.S. Patent No. 5,780,893) discloses a non-volatile semiconductor memory device; Ajika et al. (U.S. Patent No. 5,600,164) discloses a non-volatile semiconductor memory device with different gate oxide thicknesses; Nozaki (U.S. Patent No. 5,847,432) discloses a semiconductor device and method of making the same; and Fontana (U.S. Patent No. 4,823,175) discloses a nonvolatile floating gate memory device.

Any inquiry concerning this communication from the examiner should be directed to

Examiner Jesse A. Fenty at (703) 308-8137.

between the low and high voltage regions of the circuit.

January 21, 1999

Primary Patent Examiner Semiconductor Technology

Page 4